

JESD204B IP Core

User Guide

FPGA-IPUG-02010 Version 2.2

October 2016



Contents

1. Introduction	4
1.1. Quick Facts	4
1.2. Features	5
1.3. What is Not Supported	5
1.4. Conventions	6
1.5. Data Ordering and Data Types	6
1.6. Signal Names	6
2. Functional Description	7
2.1. Rx Core	7
2.2. Tx Core	
3. Parameter Settings	17
3.1. Configuring JESD204B Core in IPexpress	
3.2. Configuring JESD204B Core in Clarity Designer	
4. IP Core Generation and Evaluation	19
4.1. Licensing the IP	19
4.2. Getting Started	19
4.3. Creating IP in Clarity Designer	20
4.4. Generating IP in IPexpress	
4.5. Generated IP Directory Structure and Files	
4.6. Instantiating the IP Core	
4.7. Running Functional Simulation	26
4.7.1. Running Functional Simulation in ModelSim	26
4.7.2. Running Functional Simulation in Active HDL	27
4.8. Simulation Strategies	27
4.9. Simulation Environment	
4.10. Synthesizing and Implementing the IP in a Top-Level Design	28
4.11. Hardware Evaluation	
4.11.1. Enabling Hardware Evaluation in Diamond	
4.12. Updating/Regenerating the IP	
4.12.1. Regenerating an IP in Clarity Designer	
5. Application Support	
5.1. Connecting ECP5 Evaluation Board to IDT ADC1443D Evaluation Board	
5.2. Tx/Rx Cores External Loopback on ECP5 AC Evaluation Board	
References	
Technical Support Assistance	
Appendix A. Resource Utilization	
LatticeECP3-70 Utilization	34
LFE5UM-85 Utilization	
LFE5UM5G-85 Utilization	34
Appendix B. Design Limitations	
LFE5UM5G-85 Limitations	
Revision History	



Figures

Figure 2.1. JESD204B Rx IP Core I/O	7
Figure 2.2. JESD204B Single Device Application	10
Figure 2.3. JESD204B IP Receiver Functions	10
Figure 2.4. JESD204B Rx 3G IP Core Block Diagram	11
Figure 2.5. JESD204B Rx 3G IP Core Block Lane Alignment Status	11
Figure 2.6. JESD204B Rx 3G IP Core User Interface	12
Figure 2.7. JESD204B Tx IP Core I/O Ports	13
Figure 2.8. JESD204B Tx 5G IP Core Block Diagram	15
Figure 3.1. Global Tab	17
Figure 3.2. Others Tab	
Figure 4.1. Clarity Designer Window	19
Figure 4.2. Starting Clarity Designer from Diamond Design Environment	20
Figure 4.3. Configuring JESD204B IP in Clarity Designer	21
Figure 4.4. JESD204B 5G IP Configuration Interface in Clarity Designer	22
Figure 4.5. Configuring PCS in JESD204B 5G IP Configuration Interface in Clarity Designer	22
Figure 4.6. Place and Generate JESD204B IP in Clarity Designer	23
Figure 4.7. Configuration Interface	24
Figure 4.8. JESD204B Core Directory Structure	24
Figure 4.9. Simulation Environment Block Diagram	27
Figure 4.10. Data Patterns Seen on User Interface in Simulation	28
Figure 4.11. IP Regeneration in Clarity Designer	29
Figure 5.1. ADC1x43W0 Evaluation Board Block Diagram	30
Figure 5.2. Evaluate JESD204B TX Core with DAC1653D Evaluation Board and ECP5 AC Evaluation Board	30
Figure 5.3. Logic Function Block Diagram for Loopback Tests on ECP5 AC Board	31
Figure 5.4. FE3-150EA-8FN1156C PIN Resources Used for the Connection via FMC	31

Tables

Table 1.1. JESD204B 3G IP Core Quick Facts	4
Table 2.1. Rx IP Core Pin Function Description	7
Table 2.2. Frame Boundary Versus Octet Data at Rx User Interface for 3G IP Core (F=3)	12
Table 2.4. Tx IP Core Pin Function Description	13
Table 2.5. Frame Boundary Versus Octet Data at Rx User Interface for 3G IP Core (F=3)	
Table 2.6. Frame Boundary Versus Octet Data at Rx User Interface for 3G IP Core (F=3)	16
Table 4.1. Files Generated in Clarity Designer	25
Table 5.1. Frame Assembly Corresponding to the ADS42JB49 Configuration	
Table 5.2. JESD204B IP Configuration	32
Table A.1. Resource Utilization ¹	34
Table A.2. Resource Utilization ¹	
Table A.3. Resource Utilization ¹	
Table B.1. Resource Utilization	35



1. Introduction

JEDEC Standard No. 204B (JESD204B) describes a serialized interface between data converters and logic devices. It contains the information necessary to allow designers to implement logic devices which can communicate with other devices (converters) that are compliant with the standard. Lattice's JESD204B 3G/5G IP Core offerings support both an Rx core (ADC to FPGA direction) and/or a Tx core (FPGA to DAC direction). The Rx and Tx cores can each be generated separately and with different parameters.

1.1. Quick Facts

Quick facts about the JESD204B IP Core for LatticeECP3[™], ECP5[™] and ECP5-5G[™] devices.

Core Requirements	FPGA Families Supported	LatticeECP3	ECP5					
Resource Utilization	Targeted Device	LFE3-70EA-6FN672C	LFE5UM-85F-8BG756C					
	Max Data Rate	3 Gbps	3 Gbps					
	Data Path Width	16 bits per lane, 32 bits total for 2 lanes	16 bits per lane, 32 bits total for 2 lanes					
	LUTs	Rx:4886/Tx:651	Rx:2276/Tx:534					
	sysMEM™ EBRs	Rx:2/Tx:0	Rx:2/Tx:0					
	Registers	Rx:2174/Tx:266	Rx:2170/Tx:266					
Design Tool Support	Lattice Implementation	Lattice Diamond [®] 3.2 IPexpress/Clarity Designer	Lattice Diamond [®] 3.2 IPexpress/Clarity Designer					
	Synthesis	Synopsys® Synplify® Pro I-2013.09L	Synopsys [®] Synplify [®] Pro I-2013.09L					
	Simulation	Aldec [®] Active-HDLTM 9.3 Lattice Edition	Aldec [®] Active-HDLTM 9.3 Lattice Edition					
		Mentor Graphics [®] ModelSim [®] SE 6.5D	Mentor Graphics [®] ModelSim [®] SE 6.5D					

Table 1.1. JESD204B 3G IP Core Quick Facts



Table 1.2. JESD204B 5G IP Core Quick Facts

Core Requirements	FPGA Families Supported	ECP5-5G
Resource Utilization	Targeted Device	LFE5UM5G-85F-8BG756C
	Max Data Rate	5 Gbps
	Data Path Width	32 bits per lane, 64 bits total for 2 lanes
	LUTs	Rx:3475/Tx:936
	sysMEM™ EBRs	Rx:0/Tx:0
	Registers	Rx:3977/Tx:621
Design Tool Support	Lattice Implementation	Lattice Diamond [®] 3.8 Clarity Designer
	Synthesis	Synopsys [®] Synplify [®] Pro L-2016.03L
	Simulation	Aldec [®] Active-HDLTM 10.3 Lattice Edition
		Mentor Graphics [®] ModelSim [®] SE 10.2C

1.2. Features

- Subsets of JEDEC Standard No. 204B(JESD204B.01) July 2011
- Rx core performs lane alignment based on Subclass 0 and Subclass 1
- Rx core performs frame alignment detection / monitoring and octet reconstruction
- Rx core performs user-enabled descrambling
- Rx core recovers link configuration parameters during initial lane synchronization and compares them to user selected parameters to generate a configuration mismatch error
- Tx core performs user-enabled scrambling
- Tx core generates initial lane alignment sequence
- Tx core performs alignment character generation
- Tx core sources link configuration data with user selected parameter values during initial lane synchronization sequence
- 16 bit(3G) or 32 bit(5G) fabric interface per channel for low core frequency
- One-shot frame/multi-frame boundary flags with one clock ahead of data make users easy to control the transition of the state machines for framer / de-framer

1.3. What is Not Supported

- Configuration of Rx core by link configuration parameters
- Octet to frame stream conversion in Rx core
- Frame to octet stream conversion in Tx core
- Verification of transport layer test samples within the Rx core
- Dynamic re-alignment is not supported. User can start a new CGS/ILA by driving the SYSREF high for 1 clock when alignment error is reported by the core
- Error reporting via SYNC~ interface
- Unexpected control character reporting during ILAS phase



1.4. Conventions

The nomenclature used in this document is based on the Verilog language. This includes radix indications and logical operators.

JESD204B IP Core pertains to both 3G and 5G IP packages. JESD204B 3G IP Core and JESD204B 5G IP Core are separate entities addressed in this document.

1.5. Data Ordering and Data Types

- The native JESD204B 3G IP Core operates on individual bytes only, so there is no byte ordering defined for the core. However, to minimize the FPGA fabric clock frequency, the data path within the IP cores is two bytes wide. The byte in the lower 8 bits of a 16-bit pair is the "low" byte and the byte in the upper 8 bits is the "high" byte. On the interface to user's logic, each lane is a 16 bit interface. Within each 16-bit pair of bytes, the high byte is the first byte transmitted or received, and the low byte is the second byte transmitted or received. On the interface between the IP cores and the PCS/SERDES, the low byte is the first byte of the pair and the high byte is the second byte of the pair.
- For JESD204B 5G IP Core, in order to maintain the FPGA fabric clock frequency, the data path within the IP cores is doubled. This means that the data path will be four bytes wide when 5G data rate is selected. The same convention of data ordering within each two-byte pair is followed while between the two-byte pair, the lower two bytes are the first ones transmitted or received.
- The most significant bit within data bytes is bit 7.

1.6. Signal Names

Signal names that end with "_n" are active low.



2. Functional Description

The JESD204B IP core implements the functionality described in the JEDEC standard. The following sections describe the Rx and Tx cores.

2.1. Rx Core

Figure 2.1 shows the I/O ports on the Rx IP core.




Figure 2.1. JESD204B Rx IP Core I/O

Pin Name	Direction	Function description
PCLK	Input	Clock for RX core configured to run at maximum of 3 Gbps. 1:1 clock period ratio with CLK_ln. See Note.
PCLK_div2	Input	Clock for RX core configured to run at maximum of 5 Gbps. 1:2 clock period ratio with CLK_In. This clock is only available for 5G IP Core. See Note.
CLK_ln[L-1:0]	Input	Lane clock from Rx PCS/SERDES Channel PCLK.
reset_n	Input	Active low core reset.
usr_data_out[L*DW-1]	Output	Aligned data output to user interface, DW = 16-bits per lane for 3G or 32-bits per lane for 5G.
mf_end_l[W-1:0]	Output	For 3G:



		W = 1. Multiframe boundary flag to indicate the current multiframe will end on bit[7:0] of the next aligned lane data.
		For 5G: W = 2. Multiframe boundary flag mf_end_l[0] to indicate the current multiframe will end on bit[7:0] or mf_end_l[1] to indicate the current multiframe will end on bit[23:16] of the next aligned lane data.
mf_end_h[W-1:0]	Output	For 3G: W = 1. Multiframe boundary flag to indicate the current multiframe will end on bit[15:8] of the next aligned lane data.
		For 5G: W = 2. Multiframe boundary flag mf_end_h[0] to indicate the current multiframe will end on bit[15:8] or mf_end_h[1] to indicate the current multiframe will end on bit[31:24] of the next aligned lane data.
mf_start_l[W-1:0]	Output	For 3G: W = 1. Multiframe boundary flag to indicate the current multiframe will start on bit[7:0] of the next aligned lane data.
		For 5G: W = 2. Multiframe boundary flag mf_start_I[0] to indicate the current multiframe will start on bit[7:0] or mf_start_I[1] to indicate the current multiframe will start on bit[23:16] of the next aligned lane data.
mf_start_h[W-1:0]	Output	For 3G: W = 1. Multiframe boundary flag to indicate the current multiframe will start on bit[15:8] of the next aligned lane data.
		For 5G: W = 2. Multiframe boundary flag mf_start_h[0] to indicate the current multiframe will start on bit[15:8] or mf_start_h[1] to indicate the current multiframe will start on bit[31:24] of the next aligned lane data.
frm_end_l[W-1:0]	Output	For 3G: W = 1. Frame boundary flag to indicate the current frame will end on bit[7:0] of the next aligned lane data.
		For 5G: W = 2. Frame boundary flag frm_end_I[0] to indicate the current frame will end on bit[7:0] or frm_end_I[1] to indicate the current frame will end on bit[23:16] of the next aligned lane data.
frm_end_h[W-1:0]	Output	For 3G: W = 1. Frame boundary flag to indicate the current frame will end on bit[15:8] of the next aligned lane data.
		For 5G: W = 2. Frame boundary flag frm_end_h[0] to indicate the current frame will end on bit[15:8] or frm_end_h[1] to indicate the current frame will end on bit[31:24] of the next aligned lane data.
frm_start_I[W-1:0]	Output	For 3G: W = 1. Frame boundary flag to indicate the current frame will start on bit[7:0] of the next aligned lane data.



		For 5G: W = 2. Frame boundary flag frm_start_[[0] to indicate the current frame will start on bit[7:0] or frm_start_l[1] to indicate the current frame will start on bit[23:16] of the next aligned lane data.
frm_start_h[W-1:0]	Output	For 3G: W = 1. Frame boundary flag to indicate the current frame will start on bit[15:8] of the next aligned lane data.
		For 5G: W = 2. Frame boundary flag frm_start_h[0] to indicate the current frame will start on bit[15:8] or frm_end_h[1] to indicate the current frame will end on bit[31:24] of the next aligned lane data.
unexpect_ctrl[L-1:0]	Output	Active high lane status signal to indicate an unexpected control character is received but not fall on the end of a frame or multiframe.
frame_realigned[L-1:0]	Output	Inherited from JESD204A Core. Not implemented in the current version of JESD204B core.
cgs_error	Output	Over 3 continuous disparity or coding violation errors detected. A new initialization sequence will be started.
cfg_mismatch_err[L-1:0]	Output	Configuration mismatch error, status signal per lane to indicate a mismatch between received parameters over link and IP configured parameters.
init_align_fail	Output	Initial lane alignment fails. all_aligned is not detected at the end of ILA.
force_sync_n	Input	Force Rx core to initiate a new synchronization sequence.
max_skew[L-1:0]	Output	Active high status signal per lane to indicate the alignment FIFO is over flow for error of some other lane.
lane_align[L-1:0]	Output	Active high status signal per lane to indicate a K28.0 is received during code group synchronization and ready to be aligned with the other lanes to the next multiframe boundary.
all_aligned	Output	Active high status signal to indicate all lanes are aligned to the multiframe boundary.
mf_ila[7:0]	Input	Sets the number of multiframes in initialization lane alignment sequence from 4-256. Currently hardcoded to 4.
sysref	Input	Generated in system level to indicate the start of a multiframe.
syncn	Output	Used in core as a request signal to perform a CGS/ILA after power on or link error (disparity/coding violation) is detected. User can drive force_sync_n from high to low to restart a new initialization sequence if necessary.
rx_data[L*16-1:0]	Input	Receive data from PCS/SERDES, 16 bits per lane.
rx_disp_err[L*2-1:0]	Input	Receive disparity error from PCS/SERDES, 2 bits per lane.
rx_cv_err[L*2-1:0]	Input	Receive coding violation error from PCS/SERDES, 2 bits per lane.
rx_k[L*2-1:0]	Input	Receive control character from PCS/SERDES, 2 bits per lane.

Note: Frame clock and octet clock used by framer/de-framer, if necessary, can be derived from the PCLK/PCLK_div2 as shown below:

3G: Frame clock = 2*PCLK/F(octets per frame), Octet clock = 2*PCLK=F*FCLK(Frame clock)

5G: Frame clock = PCLK/F(octets per frame), Octet clock = PCLK=F*FCLK(Frame clock)



Referring to Figure 2.2, in the Rx direction, serial I/F data is received by the logic device (FPGA) over one or more serial I/F bit-stream lanes. The number of lanes is equal to the parameter L. The Rx core finds the framing information for each lane and aligns all lanes to the next multi-frame boundary. After system power on or when link error or alignment errors are found in the RX core, it sets the SYNC_N_RX_CORE signal active. This prompts the ADC converter to send a new initialization sequence. Once the individual lanes are aligned, the Rx core places the aligned receive data from each lane to the application logic. In the same way, the DAC converter drives SYNC_N_DAC active to request an initialization sequence to TX core. SYSREF is used to synchronize the LMFC or multiframe boundary in both FPGA logic device and converters.




Figure 2.2. JESD204B Single Device Application

Figure 2.3 shows the functions performed internal to the Rx core. The Serial Bit Streams of the JESD204b links go through the PCS/SERDES block which performs 8b/10b decoding. The data is then passed to the Rx IP core which performs the synchronization and alignment functions, followed by descrambling. The IP core then sources the aligned data to the FPGA fabric where additional logic can perform the octet to frame stream conversion.




Figure 2.3. JESD204B IP Receiver Functions

Figure 2.4 shows the functions performed by the Rx IP core for a 2-lane configuration, although the following Discussion applies equally well to configurations with any number of lanes. As shown in the figure, two lanes of serial data are received by the PCS/SERDES which performs 8b/10b decoding and word alignment. The data is passed as two



22-bit buses to the Rx IP core which first performs code group synchronization as specified by Figure 44 of the JESD204B Standard. Each of the 18-bit buses per lane contains two 8-bit data words and two control signals two coding violation error signals and two disparity error signals. All the 22 bits bus data are dual-buffered in RX core respectively for initial lane alignment and realignment to the LMFC boundary. The byte in the lower bit positions of the 2-byte wide bus is received on the serial link first.




Figure 2.4. JESD204B Rx 3G IP Core Block Diagram

When power on or a loss of code group synchronization is detected on any lane, a sync_request is passed to the SYNC_gen block which asserts the SYNC output to the transmitting DAC device(s). You can also drive force_sync_n with a falling edge to start a new initialization sequence in case a realignment is necessary.

Lane alignment and FIFO control block in each lane buffers the input data and align it with the other lanes to the LMFC boundary with the assistance of the all lanes alignment control block in core level. A signal all_aligned will be driven high if all the lanes are aligned.

																																					_ ال
St0																																					
	0000)11	11																		1												22
	0000																								1												26
	02 0	00(10	02	01.)(0) 02 0	1)06	08	0a 1	0c)	0e (10		2 (14	(16	18 (1a)01	<u>)</u> 03)05)	07)0	9 (Ob)0d)()f)1	1)13)15)17	19 0	o)o:	2)01	00)02	01	00(02	01))o)(o:	2)01	00	02
)00)0	2)01	00	02)(01 03 0	5)07	09	0ь 1	(b0	0f=)(11		3 (15	17	19)(00 02	04)06)	08)0	a (Oc)0e)	10)1	2)14)16)18	1a 0	1)00)));	2)01)00	02)01	00	02))1_)D(0)02)01)00
	bc																									c)54	1)56	02)04	06)08	0a	0c))e)[10	0 12	(14)7c
	bc																								-	3)59	5 57	03)05	07)09	0b	(b0)f (1	1)13	(15)1c
	1111	1111 0000 0000 0000 19 002 % 1a 000 %	1111 0000 0000 0000 19 102 01 100 1a 100 02 01	1111 0000 0000 0000 19 102 101 100 102 1a 100 102 101 100	1111 0000 0000 0000 19 102 /01 /00 /02 /01 /0 1a 100 /02 /01 /00 /02 /0	1111 0000 0000 0000 19 102 100 102 101 100 102 101 1a 100 102 101 100 100 102	1111 0000)11 0000 0000) 19)02.301.300.302.301.300.302.301)00 1a 000.02.301.300.302.301.303.305.307)00	1111 0000 11111 0000 0000 100 101 100 102	1111 0000 1111 0000 0000 1 1 1 1 19 002 00 102 00 100 002 001 000 002 001 00 002 001 000 000	1111 0000 1111 0000 0000 100 19 102 101 100 100 <td>1111 0000 11111 0000 0000 1000 102 01 100 102 04 106 108 10a 10c 10c 10 19 102 101 100 102 101 100 102 104 106 108 10a 10c 10c 10 1a 100 102 101 100 102 101 103 105 107 109 106 104 104 111</td> <td>1111 0000 71111 0000 0000 000</td> <td>1111 0000 11111 0000 0000 0000 10111111 19 002.001.000.002.001.000.002.004.065.068.068.069.062.001.12.114 1a 000.002.101.000.002.001.003.005.007.009.006.004.007.111.13.115</td> <td>1111 0000 11111 0000 0000 000 00000 0000 0000 0</td> <td>1111 0000 11111 0000 0000 1000 000 000 0</td> <td>1111 0000 11111 0000 0000 000</td> <td>1111 0000 11111 0000 0000 0000 19 062 001 000 102 104 106 108 108 108 108 108 108 114 116 118 118 101 103 18 100 102 101 100 102 101 103 105 107 109 108 108 101 111 13 115 117 119 100 102 104</td> <td>1111 0000 11111 0000 0000 0000 102 101 100 102 104 106 108 100 102 106 101 112 114 116 118 114 101 103 105 10 100 102 101 100 102 101 103 105 107 109 100 10d 10f 111 113 115 117 119 100 102 104 106 10</td> <td>1111 0000 11111 0000 0000 0000 102 101 100 102 104 106 108 104 102 102 114 165 198 114 101 103 105 107 10 19 102 101 100 102 101 100 102 101 103 105 107 109 108 104 104 111 113 115 117 119 100 102 104 106 108 108</td> <td>1111 0000 11111 0000 0000 0000 102 101 100 102 104 106 108 104 102 102 114 116 118 114 101 103 105 107 109 106 1a 100 102 101 100 102 101 103 105 107 109 106 104 104 111 113 115 117 119 100 102 104 106 108 108 108 108</td> <td>1111 0000 11111 0000 0000 0000 102 101 100 102 104 106 108 10e 10e 101 12 114 16 118 11a 101 103 105 107 109 106 10d 10 1a 100 102 101 100 102 101 103 105 107 109 106 10d 10f 111 113 115 117 119 100 102 104 106 108 106 10e 10</td> <td>1111 0000 11111 0000 0000 10000 102 101 100 102 104 106 108 10a 10c 10c 101 12 114 116 138 1a 101 103 105 107 109 106 10d 10f 11 1a 100 102 101 100 102 101 103 105 107 109 106 10d 10f 111 13 115 117 19 100 102 104 106 108 109 10c 10c 109 10</td> <td>1111 0000 11111 0000 0000 1000 102 101 100 102 104 106 108 10a 10c 10c 101 12 114 115 128 11a 101 103 105 107 109 106 10d 10f 111 113 1a 100 102 101 100 102 101 103 105 107 109 106 10d 10f 111 13 115 117 109 100 102 104 106 108 108 106 107 102 114</td> <td>1111 0000 10000 1010 1011111 0000 0000</td> <td>1111 0000 10000 1010 101111 10000 1000 1010 1011 10</td> <td>1111 0000 10000 10000 1000 1000 1000 1</td> <td>1111 0000 1000 1000 1000 1000 1000 100</td> <td>0111 0000 11111 0000 0000 100</td> <td>0111 0000 11111 00000 0000 0000</td> <td>0111 0000 11111 0000 0</td> <td>0111 0000 1111 00000 0000 0000 0</td> <td>1111 0000 11111 00000 0000 0000</td> <td>0111 0000 11111 0000 0000 1000 10000 10000 10000 10000 10000 100000 100000 100000 100000 100000 100000 100000 100000 100000 1000000 1000000 1000000 1000000 1000000 10000000 10000000 10000000 10000000 100000000 1000000000 1000000000 1000000000 100000000000000 1000000000000000000000000000000000000</td> <td>0111 0000 1111 00000 0000 0000 0</td> <td>0111 0000 11111 00000 0000 0000</td> <td>0111 0000 11111 0000 0000 0000 00000 0000 0000</td> <td>1111 0000 1000 11111 0000 0000 1000 102 101 100 102 104 106 108 10a 10c 10c 101 112 114 116 118 11a 101 103 105 107 109 106 10d 10f 111 113 115 117 119 100 102 101 100 100</td>	1111 0000 11111 0000 0000 1000 102 01 100 102 04 106 108 10a 10c 10c 10 19 102 101 100 102 101 100 102 104 106 108 10a 10c 10c 10 1a 100 102 101 100 102 101 103 105 107 109 106 104 104 111	1111 0000 71111 0000 0000 000	1111 0000 11111 0000 0000 0000 10111111 19 002.001.000.002.001.000.002.004.065.068.068.069.062.001.12.114 1a 000.002.101.000.002.001.003.005.007.009.006.004.007.111.13.115	1111 0000 11111 0000 0000 000 00000 0000 0000 0	1111 0000 11111 0000 0000 1000 000 000 0	1111 0000 11111 0000 0000 000	1111 0000 11111 0000 0000 0000 19 062 001 000 102 104 106 108 108 108 108 108 108 114 116 118 118 101 103 18 100 102 101 100 102 101 103 105 107 109 108 108 101 111 13 115 117 119 100 102 104	1111 0000 11111 0000 0000 0000 102 101 100 102 104 106 108 100 102 106 101 112 114 116 118 114 101 103 105 10 100 102 101 100 102 101 103 105 107 109 100 10d 10f 111 113 115 117 119 100 102 104 106 10	1111 0000 11111 0000 0000 0000 102 101 100 102 104 106 108 104 102 102 114 165 198 114 101 103 105 107 10 19 102 101 100 102 101 100 102 101 103 105 107 109 108 104 104 111 113 115 117 119 100 102 104 106 108 108	1111 0000 11111 0000 0000 0000 102 101 100 102 104 106 108 104 102 102 114 116 118 114 101 103 105 107 109 106 1a 100 102 101 100 102 101 103 105 107 109 106 104 104 111 113 115 117 119 100 102 104 106 108 108 108 108	1111 0000 11111 0000 0000 0000 102 101 100 102 104 106 108 10e 10e 101 12 114 16 118 11a 101 103 105 107 109 106 10d 10 1a 100 102 101 100 102 101 103 105 107 109 106 10d 10f 111 113 115 117 119 100 102 104 106 108 106 10e 10	1111 0000 11111 0000 0000 10000 102 101 100 102 104 106 108 10a 10c 10c 101 12 114 116 138 1a 101 103 105 107 109 106 10d 10f 11 1a 100 102 101 100 102 101 103 105 107 109 106 10d 10f 111 13 115 117 19 100 102 104 106 108 109 10c 10c 109 10	1111 0000 11111 0000 0000 1000 102 101 100 102 104 106 108 10a 10c 10c 101 12 114 115 128 11a 101 103 105 107 109 106 10d 10f 111 113 1a 100 102 101 100 102 101 103 105 107 109 106 10d 10f 111 13 115 117 109 100 102 104 106 108 108 106 107 102 114	1111 0000 10000 1010 1011111 0000 0000	1111 0000 10000 1010 101111 10000 1000 1010 1011 10	1111 0000 10000 10000 1000 1000 1000 1	1111 0000 1000 1000 1000 1000 1000 100	0111 0000 11111 0000 0000 100	0111 0000 11111 00000 0000 0000	0111 0000 11111 0000 0	0111 0000 1111 00000 0000 0000 0	1111 0000 11111 00000 0000 0000	0111 0000 11111 0000 0000 1000 10000 10000 10000 10000 10000 100000 100000 100000 100000 100000 100000 100000 100000 100000 1000000 1000000 1000000 1000000 1000000 10000000 10000000 10000000 10000000 100000000 1000000000 1000000000 1000000000 100000000000000 1000000000000000000000000000000000000	0111 0000 1111 00000 0000 0000 0	0111 0000 11111 00000 0000 0000	0111 0000 11111 0000 0000 0000 00000 0000 0000	1111 0000 1000 11111 0000 0000 1000 102 101 100 102 104 106 108 10a 10c 10c 101 112 114 116 118 11a 101 103 105 107 109 106 10d 10f 111 113 115 117 119 100 102 101 100 100

Figure 2.5. JESD204B Rx 3G IP Core Block Lane Alignment Status

Link configuration parameter monitor module monitors the configuration parameters transmitted by TX Block(a JESD204B ADC) over the link during initial lane alignment and compares them with the corresponding parameters of RX core itself. A signal cfg mismatch error will be driven to high if there is any inconsistence between them. Lane/Frame alignment monitor and character replacement block processes the received data based on rules defined in section 5.3.3.4 and 5.3.3.6 of the JESD204B standard. The monitor block in each lane can report an alignment error via signal unexpect ctrl if a control character is captured but it does not fall on the end of a frame or multiframe. The current version of the Rx IP can monitor the data flow and replace the character back to the original data, but not do any alignment correction except driving high unxepect ctrl pin. You can drive force sync n pin with a falling edge to restart an initialization lane alignment sequence in such case. A descrambler block with bypass control option is used to descramble the data flow in case the scramble option of ADC is enabled. The descrambler block can be configured to bypass when the scrambler in ADC is disabled. Following the descrambler, the data is output from the Rx core as a single bus having L*16 bits. Data for each lane occupies 16 bits of the overall bus. The upper 8 bits out of each group of 16 (high-byte) are the first byte of the sequence, the lower 8 bits of 16 (low-byte) are the next byte. A group of frame/multiframe boundary signals are provided to help you to process the received data. The same is true when using 5G IP Core where the bus width for each lane will increase to 32 bits. The boundary flags are designed to be 1 clock ahead of the received data.

^{© 2016} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



/tb/jesd_top/mf_end_h	St0									
🖕 /tb/jesd_top/mf_end_l										
👍 /tb/jesd_top/frm_end_h										
/tb/jesd_top/frm_end_l	St0						┭┭			
#/tb/jesd_top/d_out_a[31:24]		09)0b)0d)0f)11 (13 (15	(<u>17)19)00)02</u>	2)01)00)02)01)00	<u> </u>	(02)(01)(00)((2)(01)(00)(2 101 100 102 101 100	02)01)00)02	04 06 08	0a (0c (0e)(10 (12 (14)
Image: top/d_out_a[23:16]	08	0a)0c)0e)10)12 (14 (16								
# /tb/jesd_top/d_out_a[15:8]		09)0b)0d)0f)11 (13 (15	(17)19)00)02	2)01)00)02)01)00	02 (01 (00)02 (01 (00)	(02)(01)(00)(02)(01)(00)(02 01 00 02 01 00	02 01 00 02	04 06 08	<u>0a (0c (0e (10 (12 (14)</u>
Image: top/d_out_a[7:0]	08	0a)0c)0e)10)12 (14)16	(18)(1a)(01)(00	02 01 00 02 01	00 02 01 00 02 01	(00)02)01)00)02)01)(0 02 01 00 02 01	00 02 01 03	05 07 09	<u>0b (0d (0f (11 (13 (15)</u>

Figure 2.6. JESD204B Rx 3G IP Core User Interface

Table 2.2. Frame Boundary Versus Octet Data at Rx User Interface for 3G IP Core (F=3)

frm_end_h	1	0	0	1
frm_end_l	0	1	0	0
d_out_a[31:24] - lane 1 (high byte)	byte 0	byte 2	byte 1	byte 0
d_out_a[23:16] - lane 1 (low byte)	byte 1	byte 0	byte 2	byte 1
d_out_a[15:8] - lane 0 (high byte)	byte 0	byte 2	byte 1	byte 0
d_out_a[7:0] - lane 0 (low byte)	byte 1	byte 0	byte 2	byte 1

Table 2.3. Frame Boundary Versus Octet Data at Rx User Interface for 5G IP Core (F=3)


frm_end_h[1]	0	0	1	0
frm_end_l [1]	0	1	0	0
frm_end_h[0]	0	1	0	0
frm_end_l [0]	1	0	0	1
d_out_a[63:56] - lane 1 (high byte)	byte 2	byte 0	byte 1	byte 2
d_out_a[55:48] - lane 1 (low byte)	byte 0	byte 1	byte 2	byte 0
d_out_a[47:40] - lane 1 (high byte)	byte 0	byte 1	byte 2	byte 0
d_out_a[39:32] - lane 1 (low byte)	byte 1	byte 2	byte 0	byte 1
d_out_a[31:24] - lane 0 (high byte)	byte 2	byte 0	byte 1	byte 2
d_out_a[23:16] - lane 0 (low byte)	byte 0	byte 1	byte 2	byte 0
d_out_a[15:8] - lane 0 (high byte)	byte 0	byte 1	byte 2	byte 0
d_out_a[7:0] - lane 0 (low byte)	byte 1	byte 2	byte 0	byte 1

Logic external to the IP core will be needed to assemble the octets of the aligned data from the Rx IP core into the samples and control bits according to the user's sample stream mapping. This is the reason it is necessary for the Rx IP core to provide the boundary signals.



2.2. Tx Core

Figure 2.7 shows the I/O ports on the Tx IP core.





Pin Name	Direction	Function Description
PCLK	Input	Clock for TX core. See Note.
PCLK_div2	Input	Clock for TX core configured to run at maximum of 5 Gbps. 1:2 clock period ratio with PCLK. This clock is only available for 5G IP Core. See Note.
reset_n	Input	Active low core reset.
usr_data_in[L*DW-1]	Input	Aligned data input from user interface, DW = 16-bits per lane for 3G or 32-bits per lane for 5G.
mf_end_I[W-1:0]	Output	 For 3G: W = 1. Multiframe boundary flag to indicate the current multiframe will end on bit[7:0] of the next aligned lane data. For 5G: W = 2. Multiframe boundary flag mf_end_l[0] to indicate the current multiframe will end on bit[7:0] or mf_end_l[1] to indicate the current multiframe will end on bit[23:16] of the next aligned lane data.
mf_end_h[W-1:0]	Output	For 3G:



	W = 1. Multiframe boundary flag to indicate the current multiframe will end on bit[15:8] of the next aligned lane data.
	For 5G: W = 2. Multiframe boundary flag mf_end_h[0] to indicate the current multiframe will end on bit[15:8] or mf_end_h[1] to indicate the current multiframe will end on bit[31:24] of the next aligned lane data.
Output	For 3G: W = 1. Multiframe boundary flag to indicate the current multiframe will start on bit[7:0] of the next aligned lane data.
	For 5G: W = 2. Multiframe boundary flag mf_start_l[0] to indicate the current multiframe will start on bit[7:0] or mf_start_l[1] to indicate the current multiframe will start on bit[23:16] of the next aligned lane data.
Output	For 3G: W = 1. Multiframe boundary flag to indicate the current multiframe will start on bit[15:8] of the next aligned lane data.
	For 5G: W = 2. Multiframe boundary flag mf_start_h[0] to indicate the current multiframe will start on bit[15:8] or mf_start_h[1] to indicate the current multiframe will start on bit[31:24] of the next aligned lane data.
Output	For 3G: W = 1. Frame boundary flag to indicate the current frame will end on bit[7:0] of the next aligned lane data.
	For 5G: W = 2. Frame boundary flag frm_end_I[0] to indicate the current frame will end on bit[7:0] or frm_end_I[1] to indicate the current frame will end on bit[23:16] of the next aligned lane data.
Output	For 3G: W = 1. Frame boundary flag to indicate the current frame will end on bit[15:8] of the next aligned lane data.
	For 5G: W = 2. Frame boundary flag frm_end_h[0] to indicate the current frame will end on bit[15:8] or frm_end_h[1] to indicate the current frame will end on bit[31:24] of the next aligned lane data.
Output	For 3G: W = 1. Frame boundary flag to indicate the current frame will start on bit[7:0] of the next aligned lane data.
	For 5G: W = 2. Frame boundary flag frm_start_I[0] to indicate the current frame will start on bit[7:0] or frm_start_I[1] to indicate the current frame will start on bit[23:16] of the next aligned lane data.
Output	For 3G: W = 1. Frame boundary flag to indicate the current frame will start on bit[15:8] of
	Output



		For 5G: W = 2. Frame boundary flag frm_start_h[0] to indicate the current frame will start on bit[15:8] or frm_end_h[1] to indicate the current frame will end on bit[31:24] of the next aligned lane data.
resync_rq_n	Input	Falling edge of resync_rq_n forces Tx core back to CGS state to start a new CGS/ILAS.
state[1:0]	Output	State of Tx core control block.
mf_ila[7:0]	Input	Sets the number of multiframes in initialization lane alignment sequence from 4- 256. Currently hardcoded to 4.
sysref	Input	Generated in system level to indicate the start of a multiframe.
sync_n	Input	Initial sequence request input from DAC.
tx_data[L*16-1:0]	Output	Transmitter data to PCS/SERDES, 16bits per lane.
tx_k[L*2-1:0]	Output	Transmitter control character to PCS/SERDES, 2 bits per lane.

Note: Frame clock and octet clock used by framer/de-framer if necessary can be derived from the PCLK/PCLK_div2 as below:

• 3G: Frame clock = 2*PCLK/F(octets per frame), Octet clock = 2*PCLK=F*FCLK(Frame clock)

• 5G: Frame clock = PCLK/F(octets per frame), Octet clock = PCLK=F*FCLK(Frame clock)

Figure 2.8 shows a block diagram of the Tx IP core. Frame data from the user is put to the core at a rate of two octets per clock cycle per lane. The lane data then passes through the scrambler which can be configured to bypass. Then alignment and framing characters and configuration information for Lane/Frame alignment and ILA sequence are inserted into the data. A controller selects either frame data or initialization sequence data to send to the PCS/SERDES where 8b/10b encoding is performed.




Figure 2.8. JESD204B Tx 5G IP Core Block Diagram

Frame data supplied by the user must be aligned to the octet counter outputs from the Tx IP core, similar to the way the Rx core outputs data aligned to the receive side octet counters. Table 2.5 and Table 2.6 show how the transmit data input to the Tx IP core by the user must be aligned to the frame/multiframe boundary flags. This example is for a 2- lane Tx IP core with F=3.

^{© 2016} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



frm_end_h	1	0	0	1
frm_end_l	0	1	0	0
d_in_a[31:24] - lane 1 (high byte)	byte 0	byte 2	byte 1	byte 0
d_in_a[23:16] - lane 1 (low byte)	byte 1	byte 0	byte 2	byte 1
d_in_a[15:8] - lane 0 (high byte)	byte 0	byte 2	byte 1	byte 0
d_in_a[7:0] - lane 0 (low byte)	byte 1	byte 0	byte 2	byte 1

Table 2.6. Frame Boundary Versus Octet Data at Rx User Interface for 3G IP Core (F=3)

frm_end_h[1]	0	0	1	0
frm_end_l [1]	0	1	0	0
frm_end_h[0]	0	1	0	0
frm_end_l [0]	1	0	0	1
d_in_a[63:56] - lane 1 (high byte)	byte 2	byte 0	byte 1	byte 2
d_in_a[55:48] - lane 1 (low byte)	byte 0	byte 1	byte 2	byte 0
d_in_a[47:40] - lane 1 (high byte)	byte 0	byte 1	byte 2	byte 0
d_in_a[39:32] - lane 1 (low byte)	byte 1	byte 2	byte 0	byte 1
d_in_a[31:24] - lane 0 (high byte)	byte 2	byte 0	byte 1	byte 2
d_in_a[23:16] - lane 0 (low byte)	byte 0	byte 1	byte 2	byte 0
d_in_a[15:8] - lane 0 (high byte)	byte 0	byte 1	byte 2	byte 0
d_in_a[7:0] - lane 0 (low byte)	byte 1	byte 2	byte 0	byte 1



3. Parameter Settings

Table 3.1 shows the user parameters used to generate the Rx or Tx IP core. Parameters F, K, and L are the only parameters which affect the core generation. For the Tx core, all parameter values selected by the user in the user interface during Tx core generation are sent to the link configuration data fields during the initialization sequence. For the Rx core, all parameters received in the link configuration data fields are compared to the user selected parameter values after the initialization sequence is completed.

Parameter	Effects Core Generation	Compared to Configuration Values Received During Link Initialization	Description
F	Yes	Yes	Number of octets per frame
К	Yes	Yes	Number of frames per multiframe
L	Yes	Yes	Number of lanes on the JESD204B interface
CF		Yes	Number of control words per frame clock cycle per link
CS		Yes	Number of control bits per conversion sample
HD		Yes	High-density mode, samples are allowed to be divided across multiple lanes
N		Yes	Number of bits per sample
N′		Yes	Number of bits per sample after padding to nibble groups
М		Yes	Number of converter devices (ADC)
S		Yes	Number of samples per converter per frame

Table 3.1. JESD20B IP Core Parameters

3.1. Configuring JESD204B Core in IPexpress

When generating the JESD204B Core using IPexpress, the Global tab of the user interface shown in Table 3.1, allows the core type and F, K, or L parameters to be selected. You can select an Rx Only core if the core is configured to be connected with a JESD204B A/D converter. Tx Only needs to be selected if it is configured to connected with a JESD204B D/A converter. Only combinations supported by the IP core are allowed to be entered. You can also disable the scrambler/descrambler when the core is configured.

JE	5D204B		
hdnp[10] hdnp[10] hdnn[10] voretck serdes_pdb_c serdes_pdb_c reset_n PCLK usr_data_out[310] mf_end_1 mf_en	unexpect_ctif[1.0] → frame_realigned[1.0] → cgs_er[1.0] → cfg_mismatch_er[1.0] → init_align_fail → force_sync_n ← mex_skev[1.0] → all_aligned lane_align[1.0] → mt_lia[7.0] ← syster[← syncn → uncorr_align_er] →	Global Vothers V PCS V Core Selection: © Rx Only C Tx Only C Px and Tx Discramble Option C Enable © Disable Subclass Value; 1 V FLK Parameters F Value 2 V L Value 2 V K Value 9 V	
		Configure Close	Help

Figure 3.1. Global Tab



Figure 3.2 shows the Others tab. These parameters set the expected values to be received during link configuration. Mismatches result in the cfg_mismatch_err being asserted following initialization.

Global ¹ Others \ PCS \		
Parameters		
CF:	0	(0-32)
CS:	0	(0-3)
HD:	0	(0-1)
N:	12	(1-32)
M:	2	(1-255)
S:	2	(1-32)
N':	12	(1-32)
Rx Core – These parameters are tested ag	ainstt	he values
received in the link configuration fields durin	ig initia	alization
and cfg_mismatch_err bit will be asserted if	a mis	match is seen
frame alignment correction enable		
Iane alignment correction enable		

Figure 3.2. Others Tab

3.2. Configuring JESD204B Core in Clarity Designer

Clarity Designer requires the configured core to be connected with PCS/SERDES during core generation. For this purpose, a PCS tab is added to provide parameters required for PCS/SERDES as shown in Figure 3.3.

Configuration	Generate Log	a		
	JESD	204B_5G		
→reset_r →PCLK	ین یےpdb_c ی_rst_dual_c م ل_(1:0) ل_h(1:0) t_h(1:0) d_h(1:0) d_h(1:0) m_l(1:0) m_l(1:0)	unexpect_ctr[1:0] → trame_realigned[1:0] → cgs_er[1:0] → cdg_mismatch_err[1:0] → init_align_fail → force_sync_n ← max_skew(1:0] → all_aligned → lane_align[1:0] → mt_ile[7:0] ← sysret ← syncn → uncort_align_err	Global \ Others \ PCS PCS PROTOCOL JESD204 Max Data Rate S0 Multiplier Z0 Number of Channel Mode Fix Only Reset Sequencing Enable Advanced	Gbp
			Configure Close	Help

Figure 3.3. PCS Tab

4. IP Core Generation and Evaluation

This chapter provides information on how to generate the Lattice JESD204B IP core using the Diamond Clarity Designer or IPexpress tool, and how to include the core in a top-level design.

4.1. Licensing the IP

An IP core-specific license is required to enable full, unrestricted use of the JESD204B IP core in a complete, top-level design. You can get the license after the IP is purchased. Please find your local Lattice Sales Office at:

www.latticesemi.com/Buy/SalesLocator.aspx.

You may download and generate the JESD204B IP core and fully evaluate the core through functional simulation and implementation (synthesis, map, place and route) without an IP license. The JESD204B IP core also supports Lattice's IP hardware evaluation capability, which makes it possible to create versions of the IP core that operate in hardware for a limited time (approximately four hours) without requiring an IP license. See Hardware Evaluation for further details. However, a license is required to enable timing simulation, to open the design in Diamond EPIC tool, or to generate bitstreams that do not include the hardware evaluation timeout limitation.

4.2. Getting Started

The JESD204B IP core is available for download from the Lattice IP Server using the Clarity Designer tool. The IP files are automatically installed using ispUPDATE technology in any customer-specified directory. After the IP core is installed, the IP core will be available in the Clarity Designer user interface as shown in Figure 4.1.




Figure 4.1. Clarity Designer Window

^{© 2016} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



4.3. Creating IP in Clarity Designer

Clarity Designer is a tool used to customize modules and IPs and place them into the device's architecture. Besides configuration and generation of modules and IPs, Clarity Designer can also create a top module template in which all generated modules and IPs are instantiated.

The following describes the procedure for generating JESD204B IP in Clarity Designer.

Clarity Designer can be started from the Diamond design environment.

To start Clarity Designer:

- 1. Create a new empty Diamond project for ECP5UM/ECP5UM5G family devices.
- 2. From the Diamond main window, choose **Tools** > **Clarity Designer**, or click in the Diamond toolbox. The Clarity Designer project dialog box is displayed.
- 3. Select and/or fill out the following items as shown in Figure 4.2:
 - Create new Clarity design Choose to create a new Clarity Design project directory in which the JESD204B IP will be generated.
 - **Design Location** Clarity Design project directory path.
 - **Design Name** Clarity Design project name.
 - HDL Output Hardware Description Language Output Format (Verilog).

The Clarity Designer project dialog box also allows you to open an existing Clarity Designer project by selecting the following:

- **Open Clarity design** Open an existing Clarity Design project.
- **Design File** Name of existing Clarity Design project file with .sbx extension.

Deck Standardson File Project Standardson File Project Standardson File Jeed Synthesis: Sy	Map Design	Design Summary					
2 Piece & Roade Deign Process Reports 2 Diming Analysis Process Reports 2 Bio Medi Process Reports 3 Bio Medi	III 🤹 VHDL Simulation File	Project Summary	Module Name:	lead	jesa project :		SynplifyPro
In Driming Analysis Inscription Targets Bounds Targets Devices T						Contraction and and an and	Strategy1
Expond Paid Support Paid Su		Place & Route	Last Process:			State:	
Verde Standard Verde St	Export Files		Target Device:	LFE5UM-8	5F-6BG756C	Device Family:	ECPSUM
 Curring Simulation File VHOS. Multisher File E Rother Tee D Timing Analysis Tee Reports D D Sino Analysis D D D Sino Analysis D D D D D D D D D D D D D D D D D D D			Device Type:	LFE5UM-8	57	Package Type:	CABGA756
□ VHOL Simulation File □ Pictor Bile □ Distance File	🔟 🤹 Verilog Simulation File	Map Trace	Clarity Designer	9 23		Operating conditions:	COM
 PROM File PROM File File for Report Construction of Length Report Construction of Length							
IV SSO Analysis Despination: C. fore @ement If leaving length Despination: C. fore @ement IV DO RC IV States Despination: C. fore IV Construction: C. fore @ement @ement					impl1.prf		
NO DRC HSC Constructions INC Constructions HSC Constructions ICC Clater Change Logs Image: Clater design Nation: IM Messages Image: Clater design Nation: Image: Clater Change Logs Image: Clater design Nation: Image: Clater design Nation: Image: Clater design Nation: Image: Signed Mathematic Design Nation: Image: Clater design Nation: Image: Signed Mathematic Design Nation: Image: Signed Mathematic Design Nation: Image: Signed Mathematic Design Nation: Image: Signed Mathematic Designed Nation: Image: Signed Mathematic Design Nation: Image: Signed Mathematic Designed Nation: Image: Signed Mathematic Designed Nation: Image: Signed Mathematic Designed Nation: Image: Signed Mathematic Desint Nation: Image: Signed Mat		1/O SSO Analysis	Design Location: C:/temp	Browse		Patch Version:	
It Command tog HD Columb Werking Common P1 Messages Messages Control charge for the range models of generation mode. In the mode, you can be colder of models of the colder of the colde			Design Name:		13:28:31	50°	
			HDL Output: Verlog	•	011		
 Transport Transport			Coreo Clarity design		sd.ldf		
			Synthesis: SynplifyPro	Cancel (1941)			
Process Hermithy	Process Hierarchy						

Figure 4.2. Starting Clarity Designer from Diamond Design Environment

4. Click the Create button. A new Clarity Designer project is created.



To configure the JESD204B IP in Clarity Designer:

1. Double-click **JESD204B 5G** in the IP list of the System/Planner view. The **jesd204b_5g** dialog box is displayed as shown in Figure 4.3.

Lattice Diamond - Clarity Designer (C:/temp/jesd5g.		
File Edit View Project Design Process Too	is Window Help	
	; •• •• •• •• •• •• •• •• •• •• •• •• ••	
	# # # # # * # * * * * * *	ē x
🕫 Translate Design	But carry pesquer But carry pesquer	× 10
✓ Z Map Design Z Map Trace	Catalog Builder Planner	
🗐 🥏 Verilog Simulation File	Name Version ^	
	键 mult_add_sub_sum 2.7	JESD204B 5G IP Core
🗐 🦈 Place & Route Trace	輝 multiplier 4.9 標 multiply_accumulate 2.8	Device Support: ECP5UM5G
	輝 sin-cos_table 1.6 碑 subtractor 3.5	
🔲 🦈 IBIS Model	af subtractor 3.5 ▲	Overview: JEDEC Standard No. 204B (JESD204B) describes a serialized interface between data
☐ Z IBIS AMI Model ☐ Z Verilog Simulation File		converters and logic devices. It contains the information necessary to allow designers to implement devices which can communicate with other devices that are compliant with the standard. Lattices
📃 🤹 VHDL Simulation File	Name	JESD204B IP Core offerings support both an Rx core (ADC to FPGA direction) and/or a Tx core
☐ 2 Bitstream File ☐ 2 PROM File		(FPGA to DAC direction). The Rx and Tx cores can each be generated separately and with different parameters.
C + PROMITIE	Instance Path: C:/temp/jesd5g Instance Name: iesd2040 5g	
		Features:
	jesd204b_5g 1.0	Subsets of JEDEC Standard No. 204B (JESD204B.01) July 2011
	Macro Type: IPCFG Version: 1.0	Rx core performs lane alignment based on subclass 0 and 1
	Maco Name: jesd204b_5g	 32 bit fabric interface per channel for low core frequency Rx core performs frame alignment detection / monitoring and octet reconstruction
	Module Output: Verilog	Rx core performs user-enabled descrambling
	Device Family: ECPSUMSG	Rx core recovers link configuration parameters during initial lane synchronization and compares
	Part Name: LFESUMSG-85F-88G756C	them to user selected parameters to generate a configuration mismatch error • Tx core performs user-enabled scrambling
	Synthesis: synplify	Tx core generates initial lane alignment sequence
		Tx core performs alignment character generation
	Customize Cancel	 Tx core sources link configuration data with user selected parameter values during initial lane synchronization sequence
	ar fifo_dc 5.8	Version: 1.0
		Website: JESD204B IP Core
	4 🚳 Connectivity	
	☐ jesd204b.5g 1.0 ☐ pcie 5g endpoint 1.0	Files:
File List Process Hierarchy	Lattice IP Lattic	About
Output		ð x
	-impl "impl1" -dev LFE5UM5G-85F-8BG756C -synthesis "synplify""	
WARNING - Create a new implementation in a	n existing sub-directory 'impli'.	
Starting: parse design source files	:/diamond/3.8 x64/ispfpga/userware/NT/SYNTHESIS HEADERS/ecp5um.v	
Done: design load finished with (0) errors		
Starting: "prj_project save"		
Starting: "sbp_design new -dsgn "jesd204b_	5g" -path "C:/temp/jesd204b_5g" -device "LFE5UM5G-85F-8BG756C""	
Starting: "sbp_design new -dsgn "jesd5g" -	path "C:/temp/jesd5g" -device "LFE5UM5G-85F-8BG756C""	
Td Console Output Error Warning* Info		
Ready		Mem Usage: 156,364 K

Figure 4.3. Configuring JESD204B IP in Clarity Designer

- 2. Enter the Instance Name.
- 3. Click the **Customize** button. An IP configuration interface is displayed as shown in Figure 4.4. From this dialog box, you can select the IP parameter options specific to your application.

^{© 2016} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



JESD2041	B_5G	
<pre>hdoutp[1:0] hdoutp[1:0] hdinp[1:0] hdinp[1:0] rxretClk pll_retClki PCLK_out Usr_data_in[63:0] usr_data_out[63:0] all_aligned lane_align[1:0] trame_realigned[1:0] cgs_err cfg_mismatch_err[1:0] init_align_fail</pre>	force_sync_n ← max_skew[1:0] → uncorr_align_err mf_ila[7:0] ← tx_serdes_rst_c ← tx_pll_lol_dl_s → serdes_rst_dual_c ← rst_dual_c ← tx_sync_dl_c ← mf_end_h[1:0] → mf_start_h[1:0] → frm_end_h[1:0] → frm_end_h[1:0] →	Core Selection: C Rx Only C Tx Only C Rx and Tx Discramble/Scramble Option C Enable C Disable Subclass Value: 1 F LK Parameters F Value 3 L Value 2 K Value 9
1		Configure Close Help

Figure 4.4. JESD204B 5G IP Configuration Interface in Clarity Designer

4. To configure the PCS for the IP, click the **Advanced** button in PCS tab as shown in Figure 4.5.

JESD2	204B_5G		
hdinp[1:0] hdinp[1:0] hdinn[1:0] →rxrefclk →rst_dual_c →serdes_pdb_c →serdes_rst_dual_c →reset_n →PCLK uusr_data_out[63:0] ←mf_end_l[1:0] ←mf_end_h[1:0] ←mf_estart_h[1:0] ←mf_estart_h[1:0] ←mm_start_h[1:0] ←mm_start_h[1:0] ←mm_start_h[1:0] ←mm_start_h[1:0] ←mm_start_h[1:0] ←mm_start_h[1:0] ←mm_start_h[1:0] ←mm_start_h[1:0] ←mm_start_h[1:0] ←mm_start_h[1:0]	unexpect_ctr[[:0] → frame_realigned[1:0] → cfg_mismatch_err[1:0] → cfg_mismatch_err[1:0] → init_align_fail → force_sync_n ← max_skew[1:0] → all_aligned → lane_align[1:0] → mf_ila[7:0] ← syncn → uncorr_align_err →	Global V Others V PCS V PCS PROTOCOL JESD204 Max Data Rate 5.0 Multiplier 20X V Number of Channel 2 Mode Rx Only Reset Sequencing Enable V Advanced	Gb;
		Configure Close	Help

Figure 4.5. Configuring PCS in JESD204B 5G IP Configuration Interface in Clarity Designer



- 5. Click the **Configure** button after the required parameters are selected.
- 6. Click Close.
- 7. Click the **Planner** tab in the Clarity Designer user interface as shown in Figure 4.6. The configured IP instance is shown.




Figure 4.6. Place and Generate JESD204B IP in Clarity Designer

- 8. Drag the lanes of the IP instance and drop them to the DCU channel(s).
- 9. Click the **Catalog** tab to configure other required IPs/modules, such as an EXTREF module which can be used to configure the external reference clock connected to DCU.
- 10. After all required IPs/modules are configured and placed, click Generate in the toolbox. Clarity Designer generates all the IPs and modules, and creates a top module to wrap them.

For detailed instructions on how to use the Clarity Designer, please refer to the Lattice Diamond software user guide.

4.4. Generating IP in IPexpress

The IPexpress can be started from the Lattice Diamond accessories in start menu of Windows. It can be started from the command line in Linux. The initial window of IP Express is shown in FFigure 4.2. To generate a specific IP core configuration, specify:

- IP Name JESD204B, the core to be generated. It is automatically filled when the core is selected from the IP list on the left of the window. Note that JESD204B 5G IP Core does not support IPexpress generation.
- Project Path Path to the directory where the generated IP files will be located.
- File Name "username" designation given to the generated IP core and corresponding folders and files.
- Module Output Verilog or VHDL.
- **Device Family** Device family to which IP is to be targeted.
- Part Name Specific targeted part within the selected device family

Note that if the IPexpress tool is called from within an existing project, Project Path, Module Output, Device Family and Part Name default to the specified project parameters. Refer to the IPexpress tool online help for further information.

^{© 2016} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



To create a custom configuration, click the Customize button in the IPexpress dialog box to display the JESD204B IP core Configuration user interface, as shown in Figure 4.7. From this dialog box, you can select the IP parameter options specific to your application. Refer to the Parameter Settings chapter for more information on the JESD204B parameter settings.

JESD2	04B	
<pre>hdoutp[1:0] hdoutp[1:0] hdinn[1:0] hdinn[1:0] hrancfick pll_refclk pll_refclk pll_refclk plL_refclk plL_refclk plL_refclk usr_data_in[31:0] usr_data_out[31:0] state[1:0] all_aligned lane_align[1:0] unexpect_ctt[1:0] frame_realigned[1:0] cfg_mismatch_err[1:0] init_align_fail</pre>	force_sync_n ← max_skew[1:0] → uncorr_align_err mt_ila[7:0] ← tx_serdes_rst_c ← tx_pll_lol_dl_s → serdes_rst_dual_c ← rst_dual_c ← tx_sync_dl_c ← mt_end_h → mt_start_h → frm_end_h → frm_start_h →	Global \ Others \ PCS \ Core Selection: ○ Px Only ○ Tx Only ○ Px and Tx Discramble/Scramble Option ○ Enable ○ Disable Subclass Value: 1
		Configure Close Help

Figure 4.7. Configuration Interface

4.5. Generated IP Directory Structure and Files

The directory structure of the IP and supporting files generated in Clarity Designer is shown in Figure 4.8.




Figure 4.8. JESD204B Core Directory Structure

The design flow for the IP created with Clarity Designer uses a post-synthesized module (NGO) for synthesis and uses a protected model for simulation. The post-synthesized module and protected model are customized when you configure the IP and created automatically when the IP is generated.

Table 4.1 provides a list of key files and directories created by Clarity Designer and how they are used. Besides the postsynthesized module (NGO) and protected simulation model, all other files are also generated based on your configuration and provided as examples to use or evaluate the IP core.

File	Description
<username>1.v(vhd)</username>	This file provides a wrapper of both core and PCS/SERDES module. Clarity Designer instantiates the file of each IP or module in the same design to create a the top module to wrap them after they are generated together.
<username>_beh.v</username>	This file provides the core simulation model with a top module to instantiate and configure the JESD204B IP core.
<username>_(tx/rx)_beh.v</username>	This file provides a wrapper of Tx/Rx core and PCS/SERDES module when the core is configured in Rx only or Tx only mode. It's instantiated in test bench and used for simulation only.
<username>_core_bb.v</username>	This file provides the synthesis black box of the PCS NGO for the user's synthesis.
<username>_phy_bb.v</username>	This file provides the synthesis black box of the PCS NGO for the user's synthesis.
<username>_core.ngo</username>	This file provides the user interface configured and synthesized IP core. when it is being reconfigured.
<username>_phy.ngo</username>	This file provides the user interface configured and synthesized PCS.
<username>.lpc</username>	Lattice Parameters Configuration file. This file records all the IP configuration options set through Clarity Designer. It is used by IP generation script to generate configuration-specific IP. It is also used to reload parameter settings in the IP user interface in Clarity Designer when it is being reconfigured.

Table 4.1	Files	Generated	in	Clarity	Designer
1 abic 4.1.	11163	Generateu		Clarity	Designer

1. <username> is the IP instance name that you specified when you created the instance

Besides the files listed in the tables, most of the files required to evaluate the JESD204B IP core reside under the directory \<jesd_eval>. This includes the simulation model, testbench and simulation script files for running the simulation in Modelsim and Active HDL. Two Lattice Diamond project files are also included under the folder at \<jesd_eval>\cusername>\impl\[core_only (core top) or reference].

The \<username> folder (jesd0 in Figure 4.8) contains files/folders with content specific to the <username> configuration. This directory is created by Clarity Designer or IPexpress each time the core is generated and regenerated with the same file name. A separate \<username> directory is generated for cores with different names, such as \<my_core_0>, \<my_core_1>, and others.

Different from the folder\<username>, the \jesd_eval and subtending directories provide files supporting JESD204B IP core evaluation that includes files/folders with content that is constant for all configurations of the JESD204B IP core. The \jesd_eval directory is created by Clarity Designer or IPexpress the first time the core is generated when multiple JESD204B cores are generated in the same root directory and updated each time the core is regenerated.

You can use the two prebuilt Diamond projects respectively at <project_root>\jesd_eval<username>\impl\[core_only (core top) or reference] to evaluate the implementation (synthesis, map, place and route) of the core in Lattice Diamond tool. The core_top directory exists only in Clarity Designer flow, implementations performed in the core_top directory contain the core and the PCS used by the core. The core_only directory exists only in IPexpress flow, implementations performed in the core_only directory contain only the core and can therefore be used to show the size of the core. The reference directory implementation option reveals a much larger design because it contains additional example user logic functions. The models directory provides library elements such as the PCS/SERDES.

The simulation part of user evaluation provides testbench and test cases supporting RTL simulation for both the Active-HDL and ModelSim simulators under roject root>\testbench.

Separate directories located at \<project_dir>\jesd_eval\<username>\sim\[Aldec or Modelsim]\rtl are provided and contain specific pre-built simulation script files. See the Running Functional Simulation section for more details.

^{© 2016} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



4.6. Instantiating the IP Core

In Clarity Designer, the generated core is provided in two NGO files, <username>_core.ngo and <user-name>_phy.ngo. A <username>.v file which wraps the two NGO files is also generated. The <username>.v file of each IP in Clarity Designer is automatically instantiated in another wrapper file by Clarity Designer after they are generated based on the Clarity Designer project file.

For example, if the Clarity Designer project file is cdprj.sbx, the automatically generated wrapper file is cdprj.v(vhd) in which all generated IPs are instantiated. The user does not need to instantiate the IP instances one by one manually. The cdprj.v(vhd) is refreshed each time the IPs in the design are regenerated. This not recommended to be used as the top module of the whole design. It is expected that the user can create a top module in which the Clarity Design project, cdprj.v(vhd), and user modules can be instantiated together.

In IPexpress, the generated core is provided in one NGO format, <username>.ngo. The corresponding black box Verilog file <username>_bb.v is also provided for the user to invoke the core to user design.

Unlike Clarity Designer, the IPexpress tool does not provide a <username>.v file to wrap the generated core. A <username>_inst.v file is provided to illustrate the instantiation of the core in a top-level design.

An example RTL top-level reference source file (<user_name>_reference_top.v), that can be used as an instantiation template for the IP core, is provided in <project_dir>\jesd_eval\<username>\src\rtl\top\[device]. You may also use this top-level reference as the starting template for the top-level for the complete design. An example RTL top-level source file (<user_name>_core_only_top.v) that illustrates the wrapping of the generated core is also pro- vided in the same directory.

The VHDL format of the above files <username>_inst.vhd, <username>_reference_top.vhd and <username>_core_only_top.vhd is generated in the same folder if "VHDL" is selected in Output Module when the IP is created.

4.7. Running Functional Simulation

Simulation support for the JESD204B IP core is provided for Active-HDL and ModelSim simulators. Figure 4.10 in the Simulation Strategies section shows the simulation architecture of the core. Both a Rx core and a Tx core are required to complete the simulation. The JESD204B IP core simulation model is generated from IPexpress with the name <username>_Ref_beh.v which instantiates both a TX core and Rx core with the user-configured parameters and contains the obfuscated simulation model. An obfuscated simulation model is Lattice's unique IP protection technique which scrambles the Verilog HDL while maintaining logical equivalence. VHDL users use the same Verilog model for simulation.

4.7.1. Running Functional Simulation in ModelSim

If the core is generated with a VHDL output option, compile the VHDL library as described below before the simulation is started:

Open ModelSim and run the following commands in Modelsim "Transcript":

11.> cd x:/lscc/diamond/3.0(_x64)/cae_library/simulation/vhdl/<device_family>/mti

12.> source orc_cmpl.csh

To run the evaluation simulation:

- 1. Open ModelSim.
- 2. Under the File tab, select **Change Directory** and choose folder \<project_dir>\jesd_eval\<username>\sim\modelsim\rtl.
- 3. Under the Tools tab, select **Execute Macro** and execute the ModelSim "do" script with the name "[verilog|vhdl]_<username>_reference_eval_se.do".



4.7.2. Running Functional Simulation in Active HDL

The top-level file supporting Aldec Active-HDL simulation is provided in

\<project_dir>\jesd_eval\<username>\sim\aldec\rtl. This FPGA top is instantiated in an evaluation testbench provided
in \<project_dir>\jesd_eval\testbench\top\<device_family> that drives the Tx data with a simple incrementing count
pattern.

To run the evaluation simulation:

- 1. Open Active-HDL.
- 2. Account Number 3749074379
- 3. Under the Tools tab, select **Execute Macro** and browse to \<project_dir>\jesd_eval\<username>\sim\aldec\rtl .
- 4. In the Open file dialogue box, select and execute the Active-HDL "do" script with the name "[verilog|vhdl]_<username>_reference_eval_oem.do".

The simulation waveform results are displayed in the Aldec Wave window.

4.8. Simulation Strategies

This section describes the simulation environment which demonstrates basic JESD204B functionality. A block diagram of the simulation environment is shown in Figure 4.9.




Figure 4.9. Simulation Environment Block Diagram

4.9. Simulation Environment

The simulation environment is made up of a Tx core and Rx core connected to each other by looping back the PCS/SERDES outputs to inputs. Both the Tx and Rx IP cores used in this simulation environment are user-configurable. Data is driven into the Tx core's user inputs from a simple pattern generator which creates an incrementing upcount. Periodically, the upcount is interrupted and the same value is repeated so that the Tx core can insert Frame and Alignment characters into the JESD204B link data stream when the scrambler is disabled. User data output from the Rx IP core is viewable in the simulator's wave window.

To verify that the circuit is operating correctly, after the Rx core reports that all lanes are aligned (output signal all_aligned = 1), you can verify that the data on both lanes is identical which means that the lanes are aligned to the multi frame boundary of the Rx core, the periodic upcount pattern seen from the output of the RX core can clearly show the multiframe boundary in the data flow. It should be consistent with multiframe boundary generated in RX control logic. Figure 4.10 shows the results from a simulation. The data patterns highlighted show the incrementing patterns on the Rx outputs (0x12, 0x13, 0x14, ...). Also shown is that periodically the pattern generator repeats the same value twice. If this were not done, the Tx IP core would never have the opportunity to insert /A/ alignment and /F/ framing characters into the JESD204B link data stream.



 /tb/jesd_top/mf_end_h /tb/jesd_top/mf_end_l /tb/jesd_top/all_aligned -1. /tb/jesd_top/d_out_a[31:24] -1. /tb/jesd_top/d_out_a[23:16] -1. /tb/jesd_top/d_out_a[15:8] 	St0 St0 St1 33 34 33	bc bc)c2)c4) <u>c6</u>	02	04	06)08)	Da)()b)0d)c)0e)b)0d) <u>1</u> c	00	41)02)	01 (2b)0))20	22) <u>23 (1</u>) <u>7c (2</u>)23 (1	6	}L1
	34	bc)c)0e) <u>23 /1</u>) <mark>7c /</mark> 2		} L0
/tb/jesd_top/mf_end_h /tb/jesd_top/mf_end_l	St0 St0																								
✓ /tb/jesd_top/all_aligned Image: Applied to the state of t	St1 33 34																						01)0(02)0		}L1
	33 34) <mark>0</mark> c) Of	<u>)11 </u>	13 100	02	04	06	08)	0a) <mark>0c</mark>)()e X	0 (12	(14	0.	00	2)(1)	0 0	2 (01)00	02	01)0 (02)0	0	} L0
				D	ata re	peat	on	nulti	fram	ie b	ound	ary		Da	ita i	epe	at on	frai	ne b	ound	ary			_	

Figure 4.10. Data Patterns Seen on User Interface in Simulation

4.10. Synthesizing and Implementing the IP in a Top-Level Design

In Clarity Designer, the Clarity Designer project file (.sbx) is added to Lattice Diamond as a source file after all IPs are generated. All required files are invoked automatically. You can directly synthesize, map and place/par the design in the Diamond design environment after the cores are generated.

As mentioned above, the JESD204B IP core itself is synthesized and provided in NGO format with a black box Verilog source file(s) for synthesis. You can also directly use the NGO file and black box file by instantiating the core in their top-level design as described previously and then synthesizing the entire design with either Synplify or Precision (LatticeECP3 only) RTL Synthesis. That's the only way to use the core in IPexpress flow.

There are two examples of the top-level files in the generated core folder:

- <username>_core_only_top.v(vhd)
- <username>_reference_top.v(vhd)

These files are provided in \<project_dir>\jesd_eval\<username>\src\ rtl\top\<device_family> to support the ability to implement the JESD204B IP core in isolation.

Push-button implementation of the top-level design using either Synplify or Precision RTL Synthesis (LatticeECP3 family only) is supported through the following Diamond project files:

- <username>_core_only_eval.ldf located in the \<project_dir>\jesd_eval\<username>\impl\core_only\ directory
- <username>_reference_eval.ldf located in the \<project_dir>\jesd_eval\<username>\impl\reference\ directory

JESD204B IP Core generated in System Builder/Planner does not provide a core only implementation. A core top implementation with both core and PCS/SERDES wrapped is provided instead. The corresponding Diamond project file <username>_core_top_eval.ldf is located in the folder \roject_dir>\jesd_eval\<username>\impl\core_top\.

To use the project files in Diamond:

- 1. Choose File > Open > Project.
- 2. Browse to \<project_dir>\jesd_eval\<username>\impl\lifmd\[lse|synplify]\ in the Open Project dialog box.
- 3. Select and open <username>_[core_only|reference]_eval.ldf. At this point, all of the files needed to support top-level synthesis and implementation will be imported to the project.
- 4. Click the **Process** tab in the left-hand user interface window.
- 5. Implement the complete design via the standard Diamond user interface flow.



4.11. Hardware Evaluation

The JESD204B IP core supports Lattice's IP hardware evaluation capability, which makes it possible to create versions of the IP that operate in hardware for a limited period of time (approximately four hours) without requiring the request of an IP license. It may also be used to evaluate the IP in hardware in user-defined designs.

4.11.1. Enabling Hardware Evaluation in Diamond

Choose **Project** > **Active Strategy** > **Translate Design Settings**. The hardware evaluation capability may be enabled/disabled in the Strategy dialog box. It is enabled by default.

4.12. Updating/Regenerating the IP

The Clarity Designer interface allows you to update the local IPs from the Lattice IP server. You can use the updated IP to regenerate the IP in the design.

To change the parameters of the IP used in the design, the IP must also be regenerated.

4.12.1. Regenerating an IP in Clarity Designer

To regenerate IP in Clarity Designer:

- 1. In the **Builder** or **Planner** tab, right-click the IP instance to be regenerated and select **Config** in the menu as shown in Figure 4.11.
- 2. The IP Configuration interface is displayed. Change the parameters as required and click the **Configure** button.
- 3. Update the pin connection in the Builder tab for configuration changes.
- 4. Click Generate in the toolbox.

Clarity Designer regenerates all the instances which are reconfigured.




Figure 4.11. IP Regeneration in Clarity Designer

^{© 2016} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



5. Application Support

The ECP5 AC Evaluation Board can be used for the hardware evaluation of the JESD204B IP core. The board can be connected to the IDT A/D D/A converter evaluation board via HSMC to SMA adaptor board.

There are three ways to evaluate the IP:

- Connecting the ECP5 AC evaluation board to the IDT ADC1443D evaluation board for RX core evaluation;
- Connecting the ECP5 AC evaluation board to the IDT DAC165xD evaluation board for TX core evaluation;
- TX/RX cores external loop back in ECP5 AC Board.

5.1. Connecting ECP5 Evaluation Board to IDT ADC1443D Evaluation Board

The ADC1443D is a dual channel 14-bit A/D Converter with JESD204B interface from IDT. The evaluation board for the ADC1443D evaluation board can be connected with the ECP5 AC board to evaluate the JESD204B Rx core.





Figure 5.1. ADC1x43W0 Evaluation Board Block Diagram



1. JESD204B Tx IP parameters and data patterns are configurable via a SPI interface and register array

implemented in top module. They are not included in Tx IP

Figure 5.2. Evaluate JESD204B TX Core with DAC1653D Evaluation Board and ECP5 AC Evaluation Board



5.2. Tx/Rx Cores External Loopback on ECP5 AC Evaluation Board

LATTICE

The loopback tests examine the basic behavior the Tx/Rx cores and characteristics of the ECP5 PCS/SERDES.





Figure 5.3. Logic Function Block Diagram for Loopback Tests on ECP5 AC Board





TI provides two typical configurations for the ADS42JB49 as shown in Table 5.1.

Table 5.1. Frame Assembly Corresponding to the ADS42JB49 Configuration

LANE	LMF=421			LMF=222	MF=222							
DA0	A0[15:8]	A1[15:8]	A2[15:8]	A0[15:8]	A0[7:0]	A1[15:8]	A1[7:0]	A2[15:8]	A2[7:0]			
DA1	A0[7:0]	A1[7:0]	A2[7:0]									
DB0	B0[15:8]	B1[15:8]	B2[15:8]	B0[15:8]	B0[7:0]	B1[15:8]	B1[7:0]	B2[15:8]	B2[7:0]			
DB1	B0[7:0]	B1[7:0]	B2[7:0]									

Lattice JESD204B IP uses a 16-bit PCS/SERDES fabric interface and the configuration for RX core should be configured, as shown in Table 5.2, when the ECP3 FMC is used.



Table 5.2. JESD204B IP Configuration

IP	LFK=2-2-10			LFK=2-2-10								
ТІ	LMF=221			LMF=222	LMF=222							
DA0	A0[15:8]	A1[15:8]	A2[15:8]	A0[15:8]	A0[7:0]	A1[15:8]	A1[7:0]	A2[15:8]	A2[7:0]			
DA1	A0[7:0]	A1[7:0]	A2[7:0]									
DB0				B0[15:8]	B0[7:0]	B1[15:8]	B1[7:0]	B2[15:8]	B2[7:0]			
DB1												

For limited PCS/SERDES resources on LatticeECP3 AMC board, LMF=421 can be configured with LMF=221, for the current IP does not support F=1, IP can be configured to LFK=2-2-10, the substituted configuration may lead to character replacement not work. The Parallel Data from Jesd204b Rx IP lane0/lane1(DA0/DA1) also need to be processed during deframing.



References

For more information, refer to the following documents:

- DS1044, ECP5 and ECP5-5G Family Data Sheet
- TN1261, ECP5 and ECP5-5G SERDES/PCS Usage Guide
- DS1021, LatticeECP3 Family Data Sheet
- TN1176, LatticeECP3 SERDES/PCS Usage Guide
- JEDEC Standard, Serial Interface for Data Converters, JESD204B.01, July 2012, www.jedec.org

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.



Appendix A. Resource Utilization

This appendix provides resource utilization information for Lattice FPGAs using the JESD204B IP core.

IPexpress is the Lattice IP configuration utility, and is included as a standard feature of the Diamond and ispLEVER design tools. Details regarding the usage of IPexpress can be found in the IPexpress and Diamond or ispLEVER help system. For more information on the Diamond design tools, visit the Lattice web site at www.latticesemi.com//Products/DesignSoftware.

LatticeECP3-70 Utilization

Table A.1 lists resource utilization for LatticeECP3-70 FPGAs using the JESD204B 3G IP core.

Table A.1. Resource Utilization¹

IP User-Configurable Parameters	Slices	LUTs	Registers	sysMEM EBRs
F=3, L=2 ,K=9, Subclass1, Scram=0, Rx	2828	4886	2174	2
F=3, L=2 ,K=9, Subclass1, Scram=0, Tx	354	651	266	0

Notes:

1. Performance and utilization data target an LFE3-70EA-6FN672C device using Lattice Diamond 3.2 and Synplify Pro I-2013.09L software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP3 family.

LFE5UM-85 Utilization

Table A.2 lists resource utilization for LFE5UM-85 FPGAs using the JESD204B 3G IP core.

Table A.2. Resource Utilization¹

IP User-Configurable Parameters	Slices	LUTs	Registers	sysMEM EBRs
F=3, L=2 ,K=9, Subclass1, Scram=0, Rx	1826	2276	2170	2
F=3, L=2 ,K=9, Subclass1, Scram=0, Tx	289	534	266	0

Notes:

1. Performance and utilization data target an LFE5UM-85F-8BG756C device using Lattice Diamond 3.2 and Synplify Pro I-2013.09L software. Performance may vary when using a different software version or targeting a different device density or speed grade within the ECP5 family.

Ordering Part Number

The Ordering Part Number (OPN) for JESD204B 3G IP core targeting ECP5 devices are JESD-204B-E5-U and JESD-204B-E5-UT.

LFE5UM5G-85 Utilization

Table A.3 lists resource utilization for LFE5UM5G-85 FPGAs using the JESD204B 5G IP core.

Table A.3. Resource Utilization¹

IP User-Configurable Parameters	Slices	LUTs	Registers	sysMEM EBRs
F=3, L=2 ,K=9, Subclass1, Scram=0, Rx	3414	3356	3849	0
F=3, L=2 ,K=9, Subclass1, Scram=0, Tx	7751	903	704	0

Notes:

1. Performance and utilization data target an LFE5UM5G-85F-8BG756C device using Lattice Diamond 3.8 and Synopsys Synplify Pro L-2016.03L software. Performance may vary when using a different software version or targeting a different device density or speed grade within the ECP5-5G family.

Ordering Part Number

The Ordering Part Number (OPN) for JESD204B 5G IP core targeting ECP5-5G devices are JESD204B-E5G-U and JESD204B-E5G-UT.



Appendix B. Design Limitations

This appendix enumerates JESD204B IP core configuration limitations. However, depending on the user logic, these limitations can still achieve timing closure.

LFE5UM5G-85 Limitations

Table B.1 lists the maximum parameter setting for LFE5UM5G-85 FPGAs using the JESD204B 5G IP core.

Table B.1. Resource Utilization

L (Lanes)	Mode	F (Octets)	K (Frames)	Subclass	Scrambling
4	Rx and Tx	8	28	1	Enabled
4	Rx only	8	28	1	Enabled



Revision History

Date	Document Version	IP Core Version	IP Core Max Rate	Change Summary
October 2016	2.2	Beta	5G	Updated Ordering Part Numbers in LFE5UM5G-85 Utilization section.
				Corrected IP Core Version in Revision History.
	2.1	Beta	5G	Added support for ECP5-5G.
June 2014	2.0	2.0	3G	RTL update. subclass 0 Support.
June 2013 01.0 1.0 3G		Initial release.		
	01.1	1.0	1.0 3G	Customized version with LatticeECP3 information only.



7th Floor, 111 SW 5th Avenue Portland, OR 97204, USA T 503.268.8000 <u>www.latticesemi.com</u>